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ABSTRACT 
Shmoo plotting is a technique for device characterization 
in which th« operating region is determined by repeatedly testing 
the device as two or more device variables are changed.  This thesis 
shows that Shmoo plotting is useful for process control.  A shift 
register circuit has been chosen to demonstrate this fact.  During 
a period of several months, Shmoo plots were obtained for typical 
devices from high yield lots to establish a reference history. 
Three types of plots are the most significant for understanding 
device operation!  Vgs versus V , , V -^  versus output 1 level, and 
Vgg versus strobe delay.  These plots were repeated on devices 
with low yields.  Analysis showed the output logical 1 level to 
be degraded in the low yield devices.  Relating the device operation 
to circuit parameters usins- Shmoo plots and circuit analysis, the 
^Fei DC current gain, was shown to be the circuit parameter at 
fault.  From this information, processing changes were made, and 
device yield improved, effectively verifying the importance of 
Shmoo analysis for process control in integrated circuit production. 
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Section 1 
Introduction 
The manufacture of integrated circuits is a complex procedure 
involving hundreds of individual processing steps. In a high volume 
production environment, each process changes slightly from day 
to day since chemical strengths differ and furnace temperatures 
drift slightly. No two integrated circuits are fabricated under 
exactly the same conditions, and therefore, no two integrated cir- 
cuits will perform with exactly the same characteristics. Device 
yield - the number of good devices obtained from a single produc- 
tion lot - depends greatly on the tolerance of circuit design to 
normal processing variations. A MOSFET **, which is a field effect 
transistor fabricated using metal-oxide-silicon technology, that 
requires a gate oxide thickness of 1000 + 25A (Angstrom units, 1A = 
10"° cm) to function, would achieve a higher yield if the device 
could tolerate + 200A. Therefore, an integrated circuit designer 
must consider normal processing variations and design for the best 
device operation, taking into account a realistic "processing 
window", the summation of all processing variations. 
Prototype integrated circuits usually are assembled during 
design phase, either in special small production lines called "model 
shops" or in an actual production line. The designer electrically 
characterises these prototypes and compares the actual device per- 
formance against his prediction. Only limited knowledge, however, 
is available about interaction between device performance and pro- 
cessing changes. Processing variables such as oxide thickness, 
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Junction depths, metal widths, et cetera, exhibit only the properties 
of current processing. The small number of devices fabricated in 
the model shop cannot simulate all the permutations of normal, 
unplanned process variations vhich occur once a device is in full- 
scale production. The designer must rely upon mathematical models 
and computer simulation for such information. 
Manufacturing process operations are not allowed to vary in- 
discriminately in a production line. Control is achieved by making 
in-process measurements wherever practical. Control limits, the 
maximum range of drift, are maintained for each measured parameter; 
however, controls are not sufficient to avoid processing changes 
that seriously alter device performance and result in yield drops. 
This proves particularly true when two or more process variables, 
each apparently in control, drift to the extreme ends of their 
allowed distributions. 
The success or failure of an integrated circuit design and 
process control is usually decided at the end of the production line, 
at electrical testing. This phase determines yields, and profit 
or loss. Normal production testing does very little to assist 
in process control or to give advance warning of device performance 
degradation. Production testing is done as efficiently as possible; 
characterization measurements are rare. Normally, a series of 
electrical tests are made. For optimisation, the more stringent 
tests are done first. As soon as testing reveals a fault, the 
device is rejected. The term, "go/no-go**, describes this testing 
philosophy. 
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It would be extremely valuable In the manufacture of Integrated 
circuits to have a method of process control monitoring that relates 
directly to device performance.  Such a technique can be used to 
maintain a history of device characteristics and to detect changes 
before the yield becomes affected. An investigation can then be 
made to determine the specific process corrections required. Con- 
tinuous sampling of devices from the end of the production line, 
performing detailed characterization and establishing a history, 
provides an effective process control monitor. 
"ShmooM analysis is demonstrated in this thesis as an effective 
process control check. The technique of "Shmoo plotting" was first 
utilized extensively during the development of magnetic memories. 
The unusual name, "Shmoo", was applied because of the resemblance 
of early Shmoo plots to a cartoon character originated by Al Capp. 
The application of Shmoo analysis to integrated circuits is not 
unique, but utilizing this technique to maintain process control 
on a production basis has never been observed in industry by the 
author. 
For the purpose of this thesis, in order to demonstrate the 
capability of Shmoo analysis in integrated circuit production process 
control, a software routine for Shmoo plotting has been developed 
by the author. The software was designed for use on commercially 
purchased test equipment employed for production electrical testing 
of integrated circuits. Shmoo plots were obtained for typical 
high yield product of a selected device code over a period of several 
months, to establish a reference history of device performance. 
Shmoo plots were also obtained for typical product during a period 
of low device yield. These Shmoo plots showed the cause for the 
drop in yield, and recommendations were made for specific processing 
changes. A considerable yield improvement resulted* 
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Section 2 
A Description of Sfamoo Analysis 
2.1 Device Functionality 
A transistor operates properly when it has acceptable gain, 
leakage, et cetera* These parameters can be directly measured. 
Integrated circuits, often composed of thousands of transistors, 
cannot normally be characterized completely by such simple parame- 
tric measurements* A digital integrated circuit functions when 
It operates according to its "truth-table" under an allowable range 
of voltage and timing conditions* A truth-table is a logical des- 
cription of output signals as a function of all permutations of 
input signals. For example, the truth-table for an "AND gate" is» 
Input 
A      B 
Output 
C 
1      1 
1      0 
0      1 
0      0 
1 
0 
0 
0 
The AND gate functions properly, or "passes", if the output is 
at the voltage defined as a logical 1, if and only If the inputs 
are both at logical 1 levels, and the output is at a logical 0 
for all other combinations of inputs* In a Shmoo analysis, the 
pass and fail regions are determined as a function of two or more 
device variables* A Shmoo plot prevails as a highly efficient means 
of presenting and organizing device characterization data. 
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2.2 A Shwoo Plot Example 
Figure 1 is a description of a hypothetical integrated cir- 
cuit* a 3-inpnt AND gate. The device is specified to operate with 
power supplies of 0, -2, and 5 volts, input levels of 4.0 and 0.9 
volts for logical l*s and 0*s, respectively. Output levels are 
specified to be greater than 3*0 volts for l's, less than 0.6 volts 
for 0's. To generate a Shraoo plot, the device will be repeatedly 
tested with all conditions held nominal except for two Shraoo vari- 
ables. These two parameters will be altered and the operating 
region determined. 
Figure 2 is a Shmoo plot for the above device. The variables 
being "shmooed" are Vss along the ordinate, V , along the abscissa. 
The "."'a represent regions where the device passes, the "x"'? 
where it fails, either by not adhering to the truth-table on Page 
69  or by not having the proper output voltage levels. One type 
of "operating margin" of a device is the variation of Vss or V_^ 
from the specification that a circuit will tolerate and still func- 
tion properly. This margin can be determined directly from the 
ploti 1 volt for Vgi at Vss of 5 volts, and 1 volt for Vss at 
Vg^ of -2 volts. The rectangle on the plot indicates the speci- 
fied operating region. The critical region of operation is easily 
recognized as minimum Vgs and maximum (most positive) V_^. In 
addition to Vss and V_^, any other combination of Shmoo variables 
could be chosen. Figure 3 shows a Shmoo of VSB versus input 1 level 
for the same device as in Figure 2. All other conditions are held 
nominali Vgi is at -3 volts. 
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2,")    Compound Shmoo Plots 
Shmoo plots are not limited to two dimensional a third var- 
iable dimension can be utilised as well. Interesting information 
is obtained if multiple tests are made at each combination of the 
z and y Shmoo variables, while a third variable, a, is modified* 
Figure k  shows an example of a three-dimensional Shmoo plot where 
the third variable dimension is the number of times that the mea- 
surement is repeated. At each "Shmoo intersection" or testing 
condition, the device is tested nine times; the number plotted equals 
the number of times that the circuit passed. This routine proves 
•specially useful for examining devices in intermittance or relia- 
bility problems.  Shmoo plots can also be used to store a historical 
composite of many devices t  a number or symbol represents frequency 
of failure as the third dimension. 
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Section 3 
Tasting and Shmoo Plot Generation 
3.1 LSI Test Equipment 
The complexities of integrated circuit testing have necessi- 
tated the development of sophisticated computer-controlled test 
equipment* Real time processor control is required to vary input 
stimuli and to examine device under test (DUT) outputs.  Typical 
test rates can reach millions of tests per second. Modern, com- 
mercially available test facilities are often furnished with a com- 
plement of peripheral support equipment, including disc, line printer, 
card reader and video terminal. Programming languages used for 
generating the testing sequences are as versatile as Fortran or 
Algol.  The widespread use of sophisticated test equipment makes 
Shmoo analysis practical in a production environment. The iterative 
parameter changes that Shmoo plotting requires are ideally suited 
for computer applications. An examination of the software technique 
involved in generating a Shmoo plot is useful to understand Shmoo 
analysis. 
3.2 Shmoo Plot Software 
Figure 5 shows a simplified software flow chart for generating 
the Shmoo plot Vss versus V ■, for the AND gate of Figure 1. At 
the beginning of the sequence, all the non-varied stimuli are es- 
tablished and applied to the device. Input levels, output levels 
of expected data, et cetera, do not change, being set to nominal 
conditions. V.-^ and Vss are the Shmoo variables. The first 
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condition to which the device is tested is the maximum Vas and 
minimum Vgi» this is plotted in the upper lefthand corner of the 
Shmoo plot of Figure 2. The test set power supplies providing 
V88 and V_i are programmed to 10 volts and -1.5 volts, respectively, 
and the device is tested. The test system sequentially provides 
inputs to the DUT covering all eight logical combinations of the 
truth-table on Page 6j for each input, the output is examined. 
If the device passes these tests, a "." appears on the line printer} 
if it fails, an "x" is printed. The next test condition is reached 
by incrementing V ^, the abscissa or x-axis of the plot. The size 
of the increment depends on the number of Vss-V«rl combinations 
to be tested. The x increment becomes established by the relationship, 
x increment * (xmflY - Xg,^) / # columns = 0.5 volts. 
When the entire Ve^ range has been tested, the top row of the plot 
is completed. At this point, V ^ is reset to its initial value 
of 0*5 volts, and VS8 is decremented. The size of the decrement 
is, 
y decrement = (ymax " vmin^ / ^ rows = * v°lt. 
The device is then again tested and plotted at this new Vg8 for 
all values of Vg^. This completes the second row of the Shmoo 
plot. The sequence continues until all Vss and V ^ combinations 
have been reached and the Shmoo plot of Figure 2 is generated. 
The total number of conditions tested equals the number of 
rows multiplied by the number of columnsj in Figure 2, there are 
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100 row-column combinations.  Since eight truth-table permutations 
■rast be checked at each test condition, 800 device cycles are re- 
quired for the Shmoo plot. For a reasonably fast device, the time 
needed to generate this plot is limited only by the speed of the 
line printer. Devices such as Random Access Memories (RAM) or 
Microprocessor Units (MPU) may require several minutes to run even 
a simple Shmoo plot. 
A Shmoo software routine has been developed by the author of 
this thesis; it was designed to be used for any type of integrated 
circuit device. The software package, named "Shraal" - an abbre- 
viation for "Shmoo analysis" - is considerably more complex than 
the technique just outlined. The Shmoo variables, the limits of 
variation and the values of all the other device parameters, can 
be entered at execution time, so that a great deal of flexibility 
has been obtained. All the Shmoo plots included in Figures 10 
through 16 are actual test outputs attained real-time using this 
software package. 
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Section **■ 
Device Example 
An integrated circuit device, in large volume production, 
was chosen as a demonstration vehicle for the capabilities of 
"Shmal" and Shmoo analysis.  This device has several features that 
sake it ideal for this exercise; it is relatively uncomplicated, 
shows yield fluctuations, and has readily available samples. The 
integrated circuit is identified in this thesis as a "15A" Shift 
Register* Schematics given are a reasonable facsimile of the actual 
circuit. 
fr.l 15A Device 
The 15A is an integrated circuit shift register fabricated 
using a combination of P-channel MOS transistors and Bipolar NPN 
transistors on a single integrated circuit "chip". The term, "chip", 
designates a single integrated circuit device. The term, "wafer", 
is used for the silicon discs, usually two or three inches in dia- 
meter, which are processed through the production line. At one 
of the last fabrication steps, wafers are sawed or etched apart, 
to make many chips. A shift register is a temporary memory storage 
element often employed in computer or digital applications. The 
15A includes a shift register which is eight bits long. There 
are two types of circuits in the device - a memory stage and an 
output stage. The output stage has a single bipolar transistor. 
All the rest of the circuits utilise P-channel MOS transistors. 
Figure 6 shows a schematic of the memory, shift register stage 
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of the device. There are eight of these circuits connected end- 
to-end in the chip. At each phase clock pulse, data is transmitted 
to the next stage. Data becomes available at the device output 
eight clock pulses after being entered. Tj and T2 of Figure 6 
form an inverterj Ti is the driver, and T2 acts as a load resistor. 
T/j. and T5 are transmission gates that connect to a second inverter 
pair, Ti and T2 . The complete circuit forms a cross-coupled 
flip-flop as long as T4 and Te conduct. P-channel MOS devices 
conduct when a low potential is applied to their gates. A low 
gate potential implies V_ < Vss - V^n, where Vg is the gate voltage, 
and V^n is threshold voltage, the voltage level required for mar- 
ginal conduction of the transistor. If 01 and 02 are both low, 
T^ and T5 turn on. This is a "static" shift register mode, and 
data can be stored indefinitely. In actual operation, 0i and 02 
are never low at the same time. Data enters the circuit either 
from a previous stage or from the input lead of the device when 
01 turns on Ty    Either a high potential (logical 0) or low poten- 
tial (logical 1) is stored on the gate of T]_. A low on the gate 
turns on Tj., pulling node A high to Vss. A high on the gate forces 
T^ off, and node A is pulled low to ground level through T2. Vg^ 
is a low negative potential that assures that T2 always conducts. 
The on-resistance of T2, the resistance of the transistor while 
conducting, is much larger than that of Tj by design. 
Figure 7 demonstrates one possible timing diagram for the 
15A shift register. Two/<.see (microseconds) after 01 shuts off 
going high, 02 goes low. This allows the inverted data on node A 
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to reach the gate of T^ through T5. A second inversion occurs 
by T^ and T2 ,  and node B now has exactly the same data as that 
which first entered the circuit.  T^ provides a feedback path that 
is used to latch up the cross-coupled flip-flop. 
The last memory stage of the device has its output connected 
to the output circuit shown in Figure 8.  Data from the memory stage 
enters on node C. T^ and T2 again comprise an inverter? Tg is 
a pull-down resistor. The voltage fft node D represents the inverse 
of the entered data. The bipolar transistor To and resistor Re 
are in an emittor follower configuration. The voltage at the de- 
vice output equals the voltage at node D minus V^e, the drop from 
base to emittor of the bipolar. The device output data is the 
inverse of the device input data. 
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Section 5 
Integrated Circuit Processing Variables - Circuit Performance 
5.1 Processing Variables 
The list of processing problems that can occur during the 
manufacture of an integrated circuit would fill volumes. The pur- 
pose of failure mode analysis lies in determining what in processing 
caused a device to become defective.  Characterisation using Shmoo 
analysis, however, relates changes in device performance to pro- 
cessing variations in order to detect problems in advance of device 
failure. To do this, it is necessary to correlate device perform- 
ance to circuit parameters. 
Some circuit parameters of importance are listed below: 
Vth * threshold voltage, the voltage applied to the gate of MOS 
transistors to produce marginal conduction [volts] 
Ypo a punch through voltage, the voltage that, when applied to 
the drain, results in the drain depletion region's reaching 
the source and unrestricted current flow *2 [jolts] 
Hpe ■ bipolar transistor current gain under DC conditions 
Vjbe ■ base to emittor voltage drop {volts] 
A * W€ox 
r
  L  t, 
*■; 
Mp 3 where W is channel width 
ox L is channel length 
>cp is hole mobility 
[mhos/volt] t^ is oxide thickness 
£ 0X is dielectric constant 
for exide 
Ijl, * Junction leakage [amps] 
^ 1 * Inverter & ratio » ^ driver transistor = W/L driver transistor 
& 2 *       ^ load transistor   W/L load transistor 
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5.2 Circuit Interaction 
A shift in any circuit parameter will cause a change in-device 
performance. How a device is affected depends on the circuit; 
one measure of design quality is its tolerance to parameter var- 
iations* A quantitative measure of circuit response would require 
a great amount of circuit analysis. A general indication for how 
the 15A will behave as parameters vary can be gained by examining 
the circuit diagrams of Figures 6 and 8, The memory circuit of 
Figure 6 is a flip-flop1 being self-regenerative, it is normally 
extremely tolerant of parameter changes. Very high V^^ will cause 
the transfer of data to slow down. The on-resistance of a transistor 
is given by the relationship, 
pon * rdt ~ j    1 r- » 
-Wg-  Vth> 
this relationship is derived in Appendix II. The higher the on- 
resistance of Tj,  Tjj, and T«j of Figure 6, the longer it would take 
to transfer charge through the circuit. The output stage of Figure 
8 will be sensitive to the relative geometry, or Q ratio, of the 
inverter made up by T^ and T2. If the Q of T2 increases, the voltage 
at node D drops when Tj^ is on. This results in a lowering of the 
output 1 voltage. An increase in V^B would have a similar effect. 
Low V^jj, such that T^ did not turn off properly, or excess junction 
leakage, would cause the output 0 level to rise. 
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Section 6 
Demonstration of Shmoo Plots 
Over a period of several months, a history of device perform- 
ance was established by taking Shmoo plots of product at regular 
intervals. During this period, the yields varied strongly for 
this device. An investigation into the cause of low yield, which 
follows in Section 7» provides an excellent means of demonstrating 
the power of Shmoo analysis. 
6.1 Explanation of "Shmal" Shmoo Plots 
Figures 10, 11 and 12 are a set of Shmoo plots with character- 
istics typical of devices from high yield wafers made during the 
period of data collection. This group of plots serves as a refer- 
ence point, an established history of device performance under 
nominal processing conditions. Products characterized in the future 
will be compared against these model devices for anomalies. The 
Shmoo plots may appear complex, for the Shmoo plot software routine, 
"Shmal", was written to be extremely flexible. Figure 10 is a 
Shmoo plot of the Vgi voltage level versus the Vss level. The 
heading at the top of the page specifies all the conditions of 
tasting. The Shmoo variables are indicated at the bottom of the 
heading} the vertical variable is parameter number 1, V_^t identified 
as such at the top of the heading. The horizontal variable is para- 
meter number 2, Vs8. Each row along the vertical axis represents 
a change of 0.1282 voltsi along the horizontal axis, each column 
is a variation of O.O769 volts. These are the vertical and 
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horizontal "scale factors". The tern, "Noise Margin Factor" (NMF), 
identified in the heading, is used to modify the input signal levels 
to the device. This factor can be shmooed against any other para- 
meter. Figure 9 shows the timing diagram used for the test being 
made and also the significance of the NMF term. The word, "strobe", 
used in Figure 9 means the point in time at which the output voltage 
from the device is examined and compared against the level of the 
expected output data. 
6*2 Characterization of Devices From High Yield Process Lots 
In Figure 10, the "."'s represent regions where the device 
passes, "x"*s where it fails. The rectangle in the center of the 
plot shows the specified device operating regionj for a device to 
be considered good, the rectangle must contain only "."'s. The 
operating margins for this device are considerable; it operates 
with V8S as low as 3*7 volts and V ^ as high as -1.1 volts. 
Figure 11 is a Shmoo of output 1 level versus Vgg| V_^ is 
held fixed at -2.6 volts. All the other parameters are identical 
to those in the Shmoo plot of Figure 10. Again, a rectangle shows 
the specified operating region. Under worst case conditions, there 
is still over a volt of margin in the output level. In the Shmoo 
plot of Figure 12, V ^ is schmooed against the strobe delay.  This 
plot demonstrates the device speedj a margin of fifty nanoseconds 
Is indicated. A very large number of permutations of Shmoo plots 
are possible using Shmal, not all of them significant with respect 
to device performance. It is very useful, however, to have the 
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flexibility of all Shraoo permutations when examining a device for 
problem areas. 
6."3 Characterization of Devices From Low Yield Process Lots 
Figures 13t 1** and 15 are a second group of Shmoo plots. 
These are typical of devices from low yield lots. Figure 13 is a 
Shmoo of V ^ versus V , the same study as in Figure 10.  Comparing 
the two figures, the Vss margin is less in 13# although the device 
still meets the required test limits shown by the rectangle. Other 
differences can be noted in the shape of the plot at V^ very posi- 
tive and very negative. Figure IK  displays a Shmoo of V8S versus 
data output 1 level, the same as Figure 11. The area of the defec- 
tive region is considerably larger in 1^, although the general shapes 
of Figures 11 and Ik are similar. Figures 12 and 15 can also be 
compared. These are plots of V , versus strobe timesi the device 
characterized in Figure 15 is extremely slow. 
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Section 7 
Analysis of Shraoo Plots 
The three Shnoo plots of Figures 13. 1^» and 15 indicate the 
major differences in the two distributions of product. The output 
logical 1 level is considerably degraded in the devices character- 
iied in the second group. In Figure 13# the device requires higher 
Vss to function} in Figure lkt  the output 1 level is lower for a 
given Vsst and Figure 15 shows that the output data requires more 
response time for a given V ^. It was discussed in Section 5«2 
that an increase in V^n would slow down the device, and a change 
in device 6 or \\je would affect the output 1 level. In order to 
determine the exact cause of the problem with these devices, it 
is necessary to examine the circuit in detail and use the informa- 
tion contained in the Shmoo plots. 
Figure 17 displays a simplified schematic of a shift register 
memory cell. For a memory stage to function properly, the data 
at Point B, the coll output, must be the same as or improved com- 
pared to the data when it entered at Point A, the circuit input. 
In the case of a low voltage at A, the voltage at B can be repre- 
sented by the relationship, 
A high voltage at A requires the voltage at B to obey the equation. 
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These relationships insure that there is no degradation of the 
data as it shifts from stage to stage. 
Examining the left half or input section of the memory cir- 
cuit shown in Figure V?, a high voltage on node A, such that 
VA > Vss + Vth driver • 
will turn off Tj_. Load device T2 will pull node C to ground po- 
tential, provided that Vgl < Vth load. If Vgl * V^ load, T2 will 
be in saturation, pinching off the current through T2. *^ This 
will cause the voltage at node C to behave according to the rela- 
tionship, 
vc - V - vth    CD- 
The voltage at node C determines whether T^ is oni if 
VC>Vsa + Vth  (2), 
Ti will not conduct. This can be used as a simplified criterion 
for static data transmission. Setting the two equations (1) and 
(2) equal,  * 
Vc * Vgi - Vth load » Vss + Vth driver .  or 
vgl a vss ♦ 7th driver + vth load • 
For vth driver * Vth load = -1.5 volts, and Vas = 4.5 volts, the 
storage stages should still function with V_i as high as +1.5 volts. 
This indicates that the memory cells have little sensitivity to 
Vga and Vgi, and do not influence the Shmoo plot. 
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Figure 18 represents a schematic of the output stage of the 
device, again somewhat simplified. Ideally, if Tg is much larger 
than T7, and Tg is large enough to provide all the base current 
(IB) that the bipolar device Tg  requires, the voltage output of 
the device would be Vss - V^e, To, and Re comprise an emittor fol- 
lower current1 if node E is lower than Vgs, the device output will 
drop accordingly. A geometry problem affecting the Q ratio, the 
sise of Tg in relation to Ty,  will affect the voltage at node E. 
The base current of Tg,  determined by its Hj>e, will change the 
voltage at node E. The extent that Tg is turned on, which is a 
function of the threshold voltage of Tg and Tg, will also influence 
the voltage at E and the output voltage. 
The effect of V_-^ on circuit performance indicates much in- 
formation about the device. If performance suffers at low V,f 
To is at fault. Low V_^ voltage turns on T3 and To harder* The 
gate of Tg can go no lower than ground potential, but more current 
will flow through T« as Vg^ drops. This tends to rob current from 
the base of the bipolar TQ and degrade both the DC and dynamic 
performance of the circuit. Figure 13 shows this effect at V ^ < I* 
volts 1 Figure 10 had no degradation at low V ^, which indicates 
that the device characterized in Figure 13 suffers from either 
a ft ratio problem or low Hpa of Tg. 
For V-^ more positive, close to -1 volt, the good device in 
Figure 10 degrades sharply* increasing V  does not compensate 
in performance. Figure 13 demonstrates a different characteristic. 
There is no sharp cutoff in device functionality as V - becomes 
-22- 
■ore positive.  The failure mechanisms are different in the two 
eases. In Figure 10, the device ceases to function because its 
output 0 level climbs too high. This is the normal failure mode 
as T7 of Figure 18 turns off, and the high Hpe of To causes the 
output 0 level to climb. In Figure 13# the device 1 level is the 
reason for the malfunction. Tg conducts less as V , rises 1 the 
voltage at the gate of Tg, node D, climbs above ground level. 
T£ is turned on less hard, and the voltage at node E drops. This 
in turn causes the output level to drop until it can no longer 
meet the 1 level requirement. Additional Vgs potential has a com- 
pensating effect by raising the potential at node E. Appendix I 
gives a quantitative analysis of the circuit of Figure 18. 
Figures 11 and 1^, Shmoo plots of Vgs versus expected output 1 
level, have similar shapes; however, the operating region of Figure 11 
is much larger. For a given Vsa, the output 1 level voltage can 
be taken from the plot as the point where the device just fails. 
The device characterized in Figure 11 has a higher voltage output 
than that detailed in l*t. The problem again is related to the 
output circuit of Figure 18. 
The voltage at node E in Figure 18 can be expressed as 
vnode E ~ 1^ + Ry » 
assuming that IB of To, is small. R represents the appropriate 
drain resistance of the transistor operating in the triode region 
(rdt). 
-2> 
The relationship generated in Appendix II for rdt, the drain 
resistance of a KOS transistor operating in the triode region, 
can be substituted, givingt 
1/^6+1/^7  T6 s (Vg - tth) of T?t  or 
v
node E ~ vss 
Therefore, the formula, 
?' W«Vss-J  +K 
expresses the output voltage, where K will depend on V.  and the 
base current of T9. 
Since the slope of Vout versus Vgs is nearly identical in 
Figures 11 and 14, it is reasonable to assume that the two circuits 
have essentially the same Q ratio. In Appendix III, the actual 
ft ratio is calculated from Figure 11 and the intercept extrapolated 
for an approximation to V^e. 
The analysis indicates a variation in Hpe as being the major 
difference between the devices studied in Figures 10 through 15. 
A process drift that tends to reduce Hpe accounts for the lower 
device electrical yields. 
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Section 8 
Other Device Problems Shown by Shnoo Plots 
Many device characteristics can be investigated using the 
Shmoo plot techniques described* Figure 16 shows another example 
of a potential problem developing in the devices being studied. 
This is a plot of V ^ versus V , identical to the ones earlier. 
This device functions excellently. The margins are beyond the 
limits of measurement; a potential problem, however, is indicated 
at high Vss. This is a demonstration of punch-through phenomena. 
The bipolar transistor has an extremely narrow base width, and 
at high Vgs, the depletion regions are extended enough to generate 
an excessive amount of leakage, the results being that the device 
can no longer meet the output 0 level conditions. 
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Section 9 
Conclusions 
The purpose of this paper has been to demonstrate the capa- 
bilities of Shmoo analysis as an effective aid to process control 
in the manufacture of integrated circuits. In the example given, 
the device chosen is now in volume production.  Shmoo plots were 
obtained first on devices from process lots that had exhibited 
good yields, and a history of model performance was established. 
Samples of devices from low yield lots were also characterized, 
and the Shmoo plots from the two distributions compared. Results 
found that the reason for the low yields lay in the device output 
logical 1 level, the device parameter at fault being Hpe. Knowing 
the parameter at fault, it is a simple procedure to examine care- 
fully all the process checks to insure that Hpe is indeed in control. 
If necessary, either a change in the control limits or a circuit 
redesign would be required to improve yields. 
The problem uncovered in this investigation was not found 
in time to prevent yield loss.  Had this procedure been established 
earlier, obviously the device defects would have been noticed ira- 
mediately. Therefore, the potential power of Shmoo analysis has 
been demonstrated and a good priraa-facie case generated for the 
establishment of Shmoo plot records and regular Shmoo characteri- 
sation of all integrated circuit codes in production. 
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***** SCHHOO ANALYSIS - 15 A ***** 
-VGL—ft>~-2.50fcE-Pl5 
N0I5F MARGIN FACTOR 
DI & ♦S.PPUE-Pl 
 CK-<f--l .90*JE-Ptf 
VSS (2)   +4.500E-00 
DI 1    4J.900E-00 
CK-1 ♦3,90fcE-00 
01 DELAY (4)    *5.0lvE-U5  CI WIOTH (5)    ♦ 3.000E»«i7 
PHASE P DELAY (M   *1,0{"3E-P!4  PHASE 2 WIDTH (7)   *2.80PE-07 
-PHAbF-t -DELAY fo) *S.0<at?E-F5 - PHASE 1 WIDTH (9) —*2.800E-07- 
STRDRE DFLAY (1(3)   -M.008E-04  PERIOD (11) ♦1.010E-04 
OUTPUT B Cl?5   *5.eP0E-01  OUTPUT 1 (13)   *2.600E-00 
-VEPTJCAL VAKIARLE 1 SCALE FACTOR —♦1.282E-01  
HORIZONTAL VAKIAPLE    2 SCALE FACTOR   *7.692E-02 
~-iTt54E-«PC- 
- 5 
-2.436E.-n0 ♦ 
-♦-xxxxxxx 
xxxxxxx 
xxxxxxx 
-
J
—xxxxxxx 
xxxxxxx 
XXXXXYX 
—xxxxxxx 
xxxxxxx 
xxxxxxx 
-V-XXXYXXX 
xxxxxxx 
xxxxxxx 
—xxxxxxx 
xxxxxxx 
xxxxxxx 
—xx*xxxx 
xxxxxxx 
xxxxxxx 
 XXXXXXX 
xxxxxxx 
xxxxxxx 
-xxxxxxx 
xxxxxxx 
xxxxxxx 
-x-xxxxxx 
xxxxxxx 
xxxxxxx 
-xxxxxxx 
•3.71SE-00 ♦ 
xxxxxxx 
xxxxxxx 
-xxxxxxx 
xxxxxxx 
xxxxxxx 
-xxxxxxx 
xxxxxxx 
xxxxxxx 
-xxxxxxx 
xxxxxxx 
xxxxxxx 
-♦-xxxxxxx 
xxxx 
xxxv 
xxxx 
XXXX 
XXXX 
XXXX 
xx*x 
XXXX 
xxvx 
xxxx 
xxxx 
XXXX 
xxxx 
xxxx 
xxxx 
xxxx 
xxxx 
xxxx 
xxxx 
xxxx 
xxxx 
xxxx 
xxxx 
xxxx 
xxxx 
xxxx 
xxxx 
xxxx 
xxxx 
XXXX 
xxxx 
xxxx 
xxxx 
XXXX 
xxxx 
xxxx 
xxxx 
xxxx 
xxxx 
xxxx 
XXX 
xxx 
XXX 
XXX 
XXX 
*x* 
XXX 
XXX 
XXX 
XXX 
XXX 
XXX 
XXX 
XXX 
XXX 
XXX 
xxx 
XXX 
XXX 
XXX 
XXX 
XXX 
XXX 
XXX 
XXX 
XXV 
XXX 
XXX 
XXX 
XXX 
XXX 
XXX 
XXX 
XXX 
XXX 
XXX 
XXX 
XXX 
xxx 
XV 
XX 
XX 
XX 
XX 
XX 
XX 
XX 
XX 
XX 
XX 
XX 
XX 
XX 
XX 
XX 
X. 
x. 
x.- 
x. 
xxxxxxxxxxxxxxxxxxxxxxrr 
xxxxxxxxxxxxxxxxxxxx,.,, 
xxxxxxxxxxxxxxxxxxx...,, 
x x x x x x x x x x x x x x x x..,;.,. -- 
xxxxxxxxxxxxxxx,.,,.,.., 
xxxxxxxxxxxxx,.......... 
xxxxxxxxxxxx,...... 77 ~- 
X V X XX X X X X X........,.,'... 
xxxxxxxx,........ ....... 
xxxxxxx............ . < . . . 
XXXXX..,.,,.,,.j,,,.,', ,, 
XXX,.......,,  
X X .-, , . . V7T, 77-,T.7TT7Y5"YYT 
X  
XX,..., 
xxx..., 
xxxx,., 
xxxxx,, 
xxxxxx, 
♦        *        ♦ 
-*3i750E-00*4v5Pi0E-fl0*3.230E*00 
Figure 13 - Vgl versus Vss Shmoo Plot 
-39- 
s-< *****   SCHMOQ   ANALYSIS   -   15.A   ***** 
VGL    (1)   -2,6fe0fc-00 
NOIsE   MARbln   MCTUtf 
"Ol~0~'+6,i<Jffi0fc-01~" 
CK   0   -2.wtftffc.-uu 
VS5    (2) S 
CJ)   ♦ to,0tf«lE-Ul 
OI""i *4740GE-?I0" 
DI   pELAY   14J O.nJlwE.&a     01   HluTM   (5J ♦J.iflOyE-07 
"PHAsE-2   OEUAY~C6) +T7W-JE-04—PHA-3E~2~WI0TH   C7 3 +27H00E-0r 
PhAsE   1   DtLAY    (d) +D,n0k-fc-WO     PMAi>E   1   WIOTH   (y) +2.O00t-07 
STRoBE   DELAY    (l*1) +l.ildaE-04     PERIOJ    HI)   •M.toiuE-M  
"OUTPUT   ei   U2) +S~,B0Ofc-0I 0UTPUT~r~TT3) "~3 ~~ 
VfcRrlCAL   VAKlAbuE j> "   SCALE   f-ACTnR        O.128E-02 
HORIZONTAL   VAKJAbLE        I3 SCALE   MCTnR        *0.126E-H2 
♦5,?3BE-00   ♦ 
K > 
O,p2t>E-&0   ♦ 
,xx 
XX 
rirrxrx- 
,,xxxx 
xxxxxx 
rxicxxxx- 
..xxxxxxx 
I xxxxxxxxx 
"XXXXXXXXX" 
». . , .yXXXXXXXXX 
lf,..XyXXXXXXXXX 
rrrx^Xyxxxxxxxxx- 
, ..XXXvXXXXXXXXX 
.XXXXyXXXXXXXXX 
;-x XTCXTCY rxxx X X X X X" 
,..,,,...XXXXXXyXXXXXXXXX 
, ..XXXXXXXyXXXXXXXXX 
,"7V.V.VXXX X XXXXyXXXXXXXXX" 
,,.,.XXXXXXXXXXvXXXXXXXXX 
,..,,.....].,.......XXXXXXXXXXvXXXXXXXXX 
~MT5l3£"6)t)-y-r".VT77~r TiV.~.'7XXXXXXXXXXXyXXXXXXXXX~ 
 , , ......XXXXXXXXXXXXyXXXXXXXXX 
, XXXXXXXXXXXXXXyXXXXXXXXX 
 riTtTrr. V7777. Y7X XXXXXXXXXXXXXYXXXXXXXXX 
.,,....,..,,,..XXXXXAXXXXXXXXXYXXXXXXXXX 
,.,,.,, XXXXXXXXXXXXXXXXXyXXXXXXXXX 
 7T7T. 777.T ;7TXXXXXXXXXXXXXXXXXYXXXXXXXXX- 
.,,.,.,....XXXXXXXXXXXXXXXXXXXyXXXXXXXxX 
•titt*t«t*yXXXXXXXXXXXXXXXXXXXyXXXXXXXXX 
 7777t. 7. .XvXXXXXXXXXXXXXXXXXXXyXXXXXXXXX 
4        ♦ XXyXXXXXXXXXXXXXXXXXXXyXXXXXXXXX 
Figure 14 -V ss versus* 
WlE-(4*»t2,»Z4L-MW*Ot)il87E-0tf Output Level shmoo riot 
-39- 
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Figure 17 - Shift Register Memory Circuit 
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Figure 18 - Shift Register Output Stage 
Appendix I 
A quantitative analysis of the output state of the 15A circuit 
In order to examine the shape of the Vg^-V,, Schaoo plot* 
VGL 
Vin 
(Leakage)' 
'ss 
'S3 
*1 U 
A V! 
"T. 
LB 
VGL 
t *T*2 
T3 
Re 
T 
'out 
For Vgi > Vtn. the voltage at Vjj, will vary, such that 
vln,vgl-vth.  (i) 
Since To and Re form an emittor follower, 
Vl « W ♦ *be •   (2) 
The general equation for current through T| and Tg is, 
^d«-^vg»-Vth) vds-^d»2]*5  (3) 
.U4- 
fine* both transistors are operating in the trlode region. 
Doing (3). 
Idl - -Pi [(Via - V„ - VthXVi - V„) - H*l - V8S)2] . 
Substituting (1), 
*! » "ft [<Vgl " Vth - vss - vth>(Vi - V8S) - i(Vt - V88)2].(4) 
Similarly, 
*d2 * -f2 £<vgl - Vt - V^X-Vj) - K-V^Z] . (5) 
Substituting Vth a-2 volts, VS8 = 4.5 volts, V^ » 0.? volts, 
Pi * 40, p2■■ 4, and Vout ■ 2.6 volts, 
Idl = -4o£(Vgl * 2 - 4.5 + 2)<3.3 - M) - £(3.3 - *.5)2] (6) 
■ 48 Vgi + 4.8 M. amp i 
1^ . -4 [(Vgl - 3.3 + 2X-3.3) - £(3.3)2] (7) 
* 13.2 Vgi - 4.6 JU. amp. 
▼out ■ 2.6 ■ -IB (1 ♦ Hp0) Re   (8)   since it is an emittor fol- 
lower output circuit. 
Using HFe » 50, 
*B *    2.6   ■ -36.4 -u-amp , 
7.1^ x 10^ 
Examining the circuit, summing currents at node A, 
IB - It - I2 « -36.4 .    (9) 
-45- 
Combining (6), (?)  and (9), 
-36.4 = 48 Vgl ♦ 4.8 - 13.2 Vgx ♦ 4.6 
Vgi * -1.31 V 
This is the point of marginal operation in Figure 1-1, VS8 » 4.5 
volts, Vgi « -1.3 volts. For V88 more negative or V_^ more posi- 
tive, the device stops functioning. The VgX-V88 interaction agrees 
well vith that predicted by theory. 
-46- 
Appendix H 
The equation for drain current for a P-channel MOS transistor 
operating in the triode region is, 
*d " -Pl<vgs - Wvds - iVds2J   for   |Vdj *   |Vg8 - Vth|   . 
Differentiating both aides of the equation. 
g- -£(*." **>♦£*.* 
Vd +   0     rdt -    -        1 , 
-HVgs - vth) 
the drain resistance with the device operating in the triode region. 
47- 
Appendix III 
The slope of V89/Vout can be obtained from Figure 1-2 using 
the points where VS8 a k volts, Vout ■ 2.97 volts, and V88 ■ 5.13 
volts, Vout m k  volts. 
Slope- AV38 ■ 5.13 - *» = 1.13 ■ 1.1 
^?out  4-2.97  1.03 
Extrapolating the graph to find the Vg8 intercept for VQU^ « 0 
volts, 0*9 volts is obtained. 
Using the polynomial, Y » nx + b, and substituting T * V8g( 
■ ■ 1.1, x » Vou^, and b = 0.9, the relationship. 
V.s * LI 
vout * 0.9, (1) 
is attained. 
Input low- 
VGL 
H2 
•ss 
Re 
T 
Output 
A first order approximation can be obtained for the voltage 
at node C in the figure above. 
.48- 
*node C  VS8      , or 
1/<U * ^2 
Vnode C « V8S _!i_      (2) 
fl + £2 
Since the circuit Is an emittor follower* 
Vout * vnode C - Vbo • 
Substituting (2), 
Pi 
Yout * Vss " ^be • 
f 1 * £2 
Rearranging and substituting \- ±  = 40t£-2 * **• ^be * 0,?» 
Vgs ■ 1,1 Tolt + 0.77     (3) 
Equations (3) and (1) can be readily comparedt indicating that a 
reasonable approximation to V^ and 0> ratio can be obtained from 
the Schmoo plot. 
-^9- 
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